![240](https://cdn2.jianshu.io/assets/default_avatar/15-a7ac401939dd4df837e3bbf82abaa2a8.jpg?imageMogr2/auto-orient/strip|imageView2/1/w/240/h/240)
IP属地:广东
http://bbs.elecfans.com/jishu_1887770_1_1.html
#include "mainwindow.h" #include "ui_mainwindow.h" #include "qapplicatio...
https://jingyan.baidu.com/article/67508eb42bf79a9ccb1ce47e.html
1.编写verilog文件 module adder4(cout,sum,ina,inb,cin); //4位加法器 output[3:0] s...
https://blog.csdn.net/hongjiagen/article/details/61196399
http://www.sohu.com/a/155021909_463982
1.声明 public slots: void showImage(); 2.使用 connect(ui.openfile, SIGNAL(c...
信号声明: public slots: void hello(); 调用: connect(btn, SIGNAL(clicked()), S...
工程配置: INCLUDEPATH +=D:\opencv\build\include LIBS+=-LD:\opencv\build\x64\...